INTERNATIONAL WEBSITES
|
SOLVNET
China
简体中文
Japan
日本语
United States
English
International Office Locations
Home
Solutions
Technical Platforms
Discovery Verification
Blogs
Blogs
All Synopsys Blogs
On Verification: A Software-to-Silicon
Exploring software-to-silicon verification.
Tom Borgstrom
Verification Methodology Blog : Verification Martial Arts
Technical information and tutorials focusing on functional verification.
Janick Bergeron
All Synopsys Blogs
News Release
Feb
27
Introducing Discovery VIP
HSPICE SIG VIDEOLOG
HSPICE: Tackling Design Integrity of Multi-Gbps Systems
HSPICE TIPS WEBINAR
Reduce simulation time without compromising HSPICE gold-standard accuracy
VCS PRODUCTIVITY WEBINAR
Reducing the Growing Verification Cycle
EM/IR-DROP WEBINAR
Understand and Avoid Electromigration & IR-drop Effects in Custom IP Blocks
News
BiTMICRO Selects Synopsys for Chip Design Automation
Synopsys Collaborates with Sigrity to Accelerate Signal Integrity Analysis
eSilicon Selects Synopsys' Custom IC Design Solution and Tapes Out 28-nm Designs
LG Electronics Accelerates Analog Simulation by 10X with Synopsys CustomSim
Synopsys and GLOBALFOUNDRIES Collaborate to Deliver 65nm iPDKs
Synopsys Advances Mixed-Signal Verification with New CustomExplorer Ultra
CustomSim and VCS Solution Enables Fast Turnaround Time for SoC Verification
More
All Synopsys News
Articles
Techonomic Trends Drive Verification
Synopsys Introduces Discovery 2009
Synopsys Moves Tools to Multicore Hosts
Multicore, Mixed Signael Tools Take Center Stage
A Ticking Time Bomb
Static Checks for Power Management at RTL
More
Blogs
On Verification: A Software-to-Silicon
Verification Methodology Blog : Verification Martial Arts
More
Success Stories
Etron Achieves First-Silicon Success of USB3.0 SoC Using Synopsys Proven Solutions
Synopsys Helps SGI Drive High Performance Computing
Emulex Enhances Design Productivity With Synopsys’ Advanced Verification Solutions
More
White Papers
Custom and Mixed-Signal Design Solution
Understand and Avoid Electromigration (EM) & IR-drop in Custom IP Blocks
MOS Device Aging Analysis with HSPICE and CustomSim
Using Digital Verification Techniques on Mixed-signal SoCs with CustomSim and VCS
Accelerating Analog Simulation with HSPICE Precision Parallel Technology
High-performance, Parallel Simulation with VCS Multicore Technology
Utilizing Digital Techniques for Analog and Mixed-Signal Verification
More
Webinars
Discovery Verification IP ARM® AMBA® 4 ACE™ Designs
Get the Most from Your HSPICE Simulation
Avoid EM & IR-drop Effects in Custom IP Blocks
VCS Productivity - Reducing the Verification Cycle
New Advancements in Verification Methodology
Regression and Analysis for Mixed-Signal Verification
Jitter Analysis Using HSPICE Transient Noise Techniques
More
Videos
2012 HSPICE SIG Event: Tackling Design Integrity of Multi-Gbps Systems
DAC 2011: SPICE Up Your Chip: Achieving Fast, Accurate AMS Verification
HSPICE SIG: A Converging Analog World: Silicon, Package and System
DAC 2009: Coping with Modern AMS Challenges
DAC 2009: Solutions for Tough Verification Challenges
VMM User Forum Lunch Event: ARM, Ltd.
VMM User Forum Lunch Event: Renesas Technology Corporation
More
CUSTOM DESIGN MICROSITE
VCS MULTICORE FAQS
CUSTOMSIM FAQS
Discovery FAQs
VMM CENTRAL
PLATFORM RELEASES
SVP CAFE
SNUG
© 2012 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
|
RSS
