INTERNATIONAL WEBSITES
|
SOLVNET
China
简体中文
Japan
日本语
United States
English
International Office Locations
Home
Company
All Tools, IP and Services
All Tools
WEBINAR NOTIFICATION
Sign up to receive a weekly email notifying you about our newest webinar events
SNUG Conferences
Forum for Synopsys users to exchange, discuss and explore ideas
Seminar Series
Attend a Synopsys technical seminar near you
Webinars
View our online webinars and learn from technology experts on a variety of topics.
WORKSHOPS
Hands-on Training for Synopsys Tools and Methodologies
News
Yamaha Standardizes on Synopsys' Processor Designer after Cutting DSP Development Time in Half
Synopsys Collaborates with Sigrity to Accelerate Signal Integrity Analysis
Synopsys Acquires ExpertIO
Picochip Achieves First Silicon Success for 40-nm picoXcel Femtocell Chip Using Synopsys' Lynx Design System
Synopsys CEO Aart de Geus to Speak at 14th Annual Needham Growth Stock Conference
Leading Memory Manufacturer Endorses Proteus LRC for Lithography Verification
Synopsys Enables Silicon Success for GLOBALFOUNDRIES' First Complex 20-nm Design
Global Unichip Achieves Gigahertz+ Frequency on ARM Cortex-A9 Processor with Synopsys IC Compiler
Synopsys' IC Validator Certified by GLOBALFOUNDRIES for 28-nm, 40-nm and 65-nm Design
Industry Leaders Achieve Significant Power and Performance Gains With Synopsys' Low Power Solution
MEDIA ADVISORY/ALERT: SYNOPSYS, INTEL AND MARINES FROM THE 6TH ENGINEER SUPPORT BATTALION TO HOLD A TOYS FOR TOTS HOLIDAY DROP-OFF EVENT
Synopsys CEO Aart de Geus to Present at Barclays Capital 2011 Global Technology Conference
Synopsys to Acquire Magma Design Automation
Synopsys Posts Financial Results for Fourth Quarter and Fiscal Year 2011
Latest Synopsys FPGA-Based Prototyping Tool Releases Improve Speed and Turnaround Time
Media Alert/Advisory: Industry Luminaries Share Perspectives on Collaborative Solutions at the 24th EDA Interoperability Forum
Synopsys Announces Earnings Release Date and Conference Call for the Fourth Quarter and Fiscal Year 2011
Synopsys Awarded TSMC's Interface IP Partner of the Year
Synopsys' DesignWare Audio IP Achieves First-Pass Silicon Success in Leading 65-nm and 55-nm Process Technologies
eSilicon Selects Synopsys' Custom IC Design Solution and Tapes Out 28-nm Designs
Synopsys Low Power Solution Accelerates Time to Market for 3G Mobile IC
LG Electronics Accelerates Analog Simulation by 10X with Synopsys CustomSim
Armenia Becoming a World Player in Microelectronics Education
Altera Embeds Synopsys' Virtual Prototyping Technology in New ARM-based SoC FPGA Offering
More
Blogs
All Models, All the Time
Analog Insights
A View from the Top: A System-Level Blog
Absolute Power
Breaking the Three Laws
Configurable Thoughts
Conversation Central
More
Webinars
Programmable Hardware Accelerators Made Easy
Managing Hierarchical, Low Power Design Challenges using Lynx
Lowering Validation Costs for Wideband Digital Systems Using Prototyping
Reliability & Qualification of MTP NVM IP Webinar-China
Get the Most from Your HSPICE Simulation
LTE-A Physical Layer Design: Downlink
Using HLS to Streamline ASIC Multi-Rate Comms Design
More
Events
SPIE Advanced Lithography 2012
Embedded World 2012
More
Newsletters
Synopsys Insight
Synopsys Journal
Synopsys Press
CATS News
DesignWare Technical Bulletin
TCAD News
Saber eUpdate
More
News Room
Investor Relations
About Synopsys
Office Locations
Publications
A
AMBA Fabric and Peripherals
AMS Co-Sim
ARC Processor Cores
Architecture Design Models
Audio IP
C
CATS
Certify
CHIPit
Circuit Check
CODE V
CoMET/METeor
CoMET/METeor Models
coreAssembler
coreBuilder
coreConsultant
CoStart Enablement Services
Custom Designer LE
Custom Designer SDL
Custom Designer SE
Custom WaveView
CustomExplorer
CustomSim
D
Data Converters
Datapath
DC Ultra
DDR
Design Compiler Graphical
Design Services
DesignWare IP
DesignWare TLM Library
DFTMAX
E
Eclypse Low Power Solution
Embedded Memories
ESP-CV
Ethernet
Ethernet IP
F
Formality
FPGA Design
FPGA-Based Prototyping
G
Galaxy Constraint Analyzer
H
HAPS
HDMI IP
Hercules
HSIM
HSPICE
I
IC Compiler
IC Validator
IC Workbench Plus
Identify
Implementation
Innovator
Interconnect Simulation
IP
J
JPEG
L
Leda
Liberty NCX
LightTools
Logic Libraries
Lynx Design System
M
Magellan
Manufacturing
Memory Models
Memory Test and Repair
Microcontrollers
M
minPower Components
MIPI IP
Mobile Storage
MVRC Multi-voltage Rule Checker
MVSIM
N
NanoTime
Non-Volatile Memory
O
Odyssey
Optical Engineering Services
P
PA/Virtual Prototyping
PCI Express
PCI/PCI-X
Pioneer-NTB with Vera
Platform Architect
Power Compiler
PrimeRail
PrimeTime
PrimeYield
Process Simulation
Processor Designer
Proteus
Proteus MetroKit
PSM-Check and Create
R
Raphael
S
Saber
Saber Harness
Saber Simulator
SATA
Seismos CX
Seismos LX
Sentaurus Device
Sentaurus Interconnect
Sentaurus Lithography
Sentaurus Process
Sentaurus Topography
Signoff
SPW
SPW Model Libraries
Star IP
StarRC
Synphony C Compiler
Synphony Model Compiler
Synplify Premier
Synplify Pro
System Studio
System Studio Libraries
SystemC TLM Models
System-Level Models
T
Taurus-Medici
Taurus-TSuprem4
TCAD
TetraMAX ATPG
Touch Screen Controller IP
U
USB
V
VCS
VCS Verification Library
Verification
Verification IP
Video Analog Front Ends
Virtual Prototyping
Virtual Prototyping Services
X
XAUI IP
Y
Yield Explorer
Z
Zroute
© 2012 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
|
RSS