China 简体中文 Japan 日本语 United States English
International Office Locations
Conference at a Glance 
SNUG Singapore 2011 | August 23, 2011 
Grand Hyatt Singapore
Level 2
Ballrooms

  Time

 Description

8:00-8:50
Registration
8:50-9:00
SNUG 2011 Introduction
9:00-9:45
Welcome and Keynote Address:
Mr Mario Traeber, Senior Director Research & Development, Lantiq Asia Pacific Pte Ltd
9:45-9:50
SNUG Technical Committee Introduction
9:50-10:15
Tea Break
 
Frontend Track
Backend Track
Breakout Sessions
10:15-10:45
User Paper: Guidelines for Verification Monitors with Method for Automated Creation of Protocol Compliance Coverage ModelsUser Paper: Advanced STA Methodology To Generate Accurate Timing Model Using NanoTimeFPGA Tutotial: Advanced Capabilities and Design Interaction with FPGA-Based Prototyping
10:45-11:15
User Papr: FPGA Power Modeling MethodologyUser Paper: Customized ILM Flow for Implementation of Multivoltage Designs
11:15-11:45
User Papr: MPEG-4 Decoder IP Verification Using Verification Methodology ManualUser Paper: Developing XFAB PDK Kit For Synopsys Custom DesignerAMS Tutorial: Advanced Analog-Digital Co-Design Methodology using Custom Design and IC Compuler
11:45-12:15User Paper: Nanometer Low Power Challenges and Innovative Solutions for Chip ImplementationUser Paper: Channel-Based HIP Design Extraction Methodology
12:15-1:15
Lunch
1:15-2:15
Ten Best Practices for your Design Methodology: 
Mr Don Chan, Vice President, Research & Development, Synopsys Inc.
TCAD Tutorial: TCAD Sentaurus F-2011.09 Release Preview and Advanced CMOS Applications
2:15-2:45
User Paper: RVM Based CPU Model
User Paper: Fast Forward with In-Design Lithography DFM using DRC+ in Synopsys ICC / ICVICC Tutorial : Shorten Design Cycle using ICC Feasibility Methodology
2:45-3:15
User Paper: Synthesizable Verification IP to Stress Test System-on-Chip Emulation and Prototyping Platforms
User Paper: Achieving Modularity in ASIC RTL-to-GDS Execution for IP SOC ProductsTutorial: Enabling Delivery Of High-Performance ARM Cortex-A Series Cores... Cont.
3:15-3:35
Tea Break
3:35-3:45
Guess the Best SpeakerGuess the Best SpeakerGuess the Best Speaker
Breakout Sessions
3:45-4:15
DC Explorer Tutorial: Accelerates Design Implementation through Early Exploration
PrimeTime Tutorial: Save Weeks Fixing ECOs with PrimeTime and IC CompilerCont... Tutorial: Enabling Delivery Of High-Performance ARM Cortex-A Series Cores
4:15-4:45
ICC Tutorial: Final Stage Leakage Power Recovery
4:45-5:15
Best Paper Awards & Lucky Draw!


* Registration is 1st-come-1st serve basis only